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ABSTRACT
The success of neural networks in image classification has inspired various hardware implementations on embedded
platforms such as Field Programmable Gate Arrays, embedded processors and Graphical Processing Units. These
embedded platforms are constrained in terms of power, which is mainly consumed by the Multiply Accumulate
operations and the memory accesses for weight fetching. Quantization and pruning have been proposed to address
this issue. Though effective, these techniques do not take into account the underlying architecture of the embedded
hardware. In this work, we propose PoET-BiN, a Look-Up Table based power efficient implementation on
resource constrained embedded devices. A modified Decision Tree approach forms the backbone of the proposed
implementation in the binary domain. A LUT access consumes far less power than the equivalent Multiply
Accumulate operation it replaces, and the modified Decision Tree algorithm eliminates the need for memory
accesses. We applied the PoET-BiN architecture to implement the classification layers of networks trained on
MNIST, SVHN and CIFAR-10 datasets, with near state-of-the art results. The energy reduction for the classifier
portion reaches up to six orders of magnitude compared to a floating point implementations and up to three orders
of magnitude when compared to recent binary quantized neural networks.
1 INTRODUCTION
Neural networks form the backbone of current technologies
such as face recognition (Yang et al., 2015), text compre-
hension (Kadlec et al., 2016) and speech emulation (Pascual
et al., 2017). The recent successes of neural networks can be
attributed to the algorithmic advances made possible in part
due to the availability of powerful computational devices
and of large datasets to train the neural networks. GPUs
are the mainstream devices to train them. However, most
embedded applications do not require powerful GPUs, given
that only the inference task needs to be implemented with
pre-trained networks. Therefore, hardware accelerators built
on low power devices such as FPGAs, embedded GPUs and
embedded processors are preferred to efficiently run these
neural networks in real-time. (Lacey et al., 2016)
Implementing neural networks on embedded devices poses
a set of challenges such as power consumption, latency and
adaptability. A vanilla neural network can be designed to
achieve the best test set accuracy without much consider-
ations for power consumption and memory requirement.
These networks use 32-bit floating point representations
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that require expensive MAC operations and memory read
operations. Methods such as quantization of weights and
activations address these challenges by reducing the data
precision down to 4 bits (Zhuang et al., 2018) for the Ima-
genet dataset and sometimes to the extreme extent of single
bit binary values for smaller datasets such as CIFAR-10
and SVHN (Courbariaux et al., 2016). Surprisingly, quan-
tization may not be detrimental to the the accuracy of the
network as it can provide a form of regularization similar to
dropout (Dahl et al., 2013), which helps to better generalize
on the testset. Similarly, pruning weights reduces memory
reads and MAC operations while maintaining the accuracy.
Such methods can actually lower the computation effort but
they are still founded on the simulation of a neural network
with a target architecture that is not specifically adapted to
the target algorithms.
Field Programmable Gate Arrays (FPGA) are intrinsically
closer to the architecture of a neural network because they
embed millions of small computing elements, such as Look-
Up Tables (LUT), that can be interconnected to form a
large network of computing elements. Nevertheless, their
inputs are binary signals while neural networks usually han-
dle higher precision data. Binary Neural Networks (Cour-
bariaux et al., 2016) open a way to very efficient FPGA
implementations. In such networks, binary multiplications
are implemented with simple XNOR gates while the overall
sum (accumulation) is computed using a popcount (Sun &
Mundo, 2016) and a final comparison of this MAC opera-
tion produces the binary output activation. However, each
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neuron may have a large number of inputs (1000 in the case
of ResNet implementations (He et al., 2016)) while FPGA
computing resources can handle just a few inputs per LUT.
Modern FPGAs have 4-6 input bits and 1-2 output bits per
LUT. This mismatch leads to inefficient architecture span-
ning multiple LUTs for each operation when implemented
on a FPGA.
In this work, we build networks of tiny binary neurons and
map them to FPGA LUTs, thereby providing an optimized
way to implement equivalent MAC operations while achiev-
ing near state of the art accuracy. We name this architecture
and its associated building algorithm PoET-BiN. It is very
power efficient since most of the processing is done as Look-
Up operations in the binary domain and does not require
floating point multipliers, adders or external memory ac-
cesses. Our LUT-based architecture combines Decision
Trees (DTs) and weighted sums of binary classifiers. A
major motivation to use LUT-based DTs is because it elimi-
nates memory reads and can be implemented using simple
logic gates, thus considerably saving power. On the other
hand, DTs alone are weak classifiers. Hence, we modify the
inherently weak classifiers to solve complex non-linear clas-
sification tasks consuming a fraction of the power compared
to other implementations. The following four contributions
are proposed to combine DTs and weighted sums of binary
signals to best exploit embedded hardware resources in the
context of neural network implementations :
• A modified DT training algorithm to better handle a
fixed number of inputs LUTs.
• The Reduced Input Neural Circuit (RINC) : A LUT-
based architecture founded on modified DTs and the
hierarchical version of the well known Adaboost al-
gorithm to efficiently implement a network of binary
neurons.
• A sparsely connected output layer for multiclass clas-
sification.
• The PoET-BiN architecture consisting of multiple
RINC modules and a sparsely connected output layer.
• Automatic VHDL code generation of the PoET-BiN
architecture for FPGA implementation.
Section 2 details the proposed PoET-BiN architecture, fol-
lowed by the experimental setup in Section 3. The results
and comparison with state-of-the-art methods are detailed
in section 4. Finally, the related works and conclusions are
presented in Section 5 and 6 respectively.
2 THE POET-BIN ARCHITECTURE
In this section we detail the principal contribution, multi-
level RINC architecture for binary feature representation
(§2.1) and also the sparsely connected output layer for mul-
ticlass classification (§2.2), who together constitute PoET-
BiN.
2.1 Multi-level RINC Architecture
The RINC is a network of tiny binary neurons with limited
inputs. In a traditional neural network, each neuron can have
up to 4096 neurons as seen in VGG Networks (Simonyan
& Zisserman, 2014). This impedes efficient hardware im-
plementation as it leads to numerous and interdependent
logical circuits that adversely affect the power consumption,
speed and area of the architecture. In our architecture, the
number of single-bit inputs to each neuron is limited, usu-
ally less than 8. This poses a major challenge to choose
the best inputs among the ones available and classifying the
data based on only these selected inputs.
We follow an approach inspired by DTs to implement a bi-
nary neuron ( §2.1.1). The size of the DTs is limited by the
number of LUT inputs. DTs are inherently weak classifiers
and boosting techniques are used to group weak classifiers
thus forming stronger classifiers. The Adaboost algorithm
is one of the most widely used boosting algorithm. In sec-
tion 2.1.2, we detail our LUT-based implementation of the
Adaboost algorithm. Still, the LUT-based algorithm is lim-
ited by the number of weak classifiers that can be grouped
together. To further enhance our classifiers, we introduce
a hierarchical Adaboost algorithm, where the number of
DTs increases exponentially with every level. At each level,
all the operations are designed to exactly fit in a single
LUT, thereby optimizing power and area efficiency. The
hierarchical algorithm is detailed in section 2.1.3.
2.1.1 RINC-0 : Modified Decision Tree Algorithm
A binary neuron only has two possible outputs, so all pos-
sible input combinations can be classified into two groups.
Hence, each binary neuron is a binary classifier that can be
implemented as an Input vs Output table for all the possible
input combinations in LUTs (Fig.1). Hardcoding such tables
in a LUT or a memory is feasible when the number of inputs
is limited. With each added input the complexity increases
by a factor of 2. In most cases, we need to model a binary
neuron with more inputs than can be accommodated in a
single LUT. Therefore, hardcoding the input-output relation
is not a viable option. This demands an algorithm to choose
the best inputs from the input set so as to fit the implemen-
tation in a single LUT. We use a greedy approach inspired
by DTs to choose the best inputs from the available set of
inputs. There are many other traditional machine learning
classifier such as Support Vector Machines (Burges, 1998)
and Naive Bayes classifier (Langley et al., 1992). However,
DTs provide a distinctive edge as they can be easily and
efficiently implemented in LUTs (Abdelsalam et al., 2018).
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Figure 1. LUT and its equivalent DT
The original DT algorithm (Quinlan, 1986) is limited ei-
ther by the depth or by the number of nodes, which often
leads to under utilization of LUTs, because the LUTs used
to implement the DTs are neither constrained by the depth
or nodes, rather by the number of distinct inputs. Hence,
we propose a modified DT algorithm that attempts to opti-
mize DTs for a given number of inputs. Off-the-shelf DT
classifiers are built one node at a time. Each node is as-
sociated with a feature that divides the input feature space
and minimizes the entropy of the DT. Contrarily, we train
DTs layer-wise. Hence, all nodes in the same level of the
DT have the same features. This divides the input feature
space into 2P (where P is the number of inputs to a LUT)
sub-spaces and increases the capacity of the DT for a given
number of input features. Moreover, the leaf nodes, which
contain the possible output (0 or 1) for each combination,
can be selected in O(1) time. The resulting LUT-based
DT is named as Reduced Input Neural Circuit (RINC-0),
where-”0” signifies the level, which is further explained in
the following sections. With this modified DT approach we
have an increased capacity RINC-0 architecture that can fit
exactly into one LUT and is limited by the number of input
features.
Algorithm 1 details the training algorithm for the RINC-0
module. The training dataset contains n examples of F
dimensions each. Our goal is to choose the best P fea-
tures from the available F features that best classify the
data, or, in other words, reduce the entropy. We train a
level-based DT approach where we choose the best feature
(best feature) from all features that have not been used
before, that reduces the entropy of the entire level to the
largest extent. The best feature is appended to the Used fea-
Algorithm 1 RINC0: Level wise DT training algorithm
Input: data X , size n× F
Initialize Used features = []
Initialize Label array = []
for i→ 1 to p do
for feat→ 1 to F do
if feat not in Used features then
level entropy→ 0
for node→ 1 to 2p−1 do
Calculate entropy of the current node
level entropy += node entropy
end for
if level entropy ≤ min entropy then
min entropy→ level entropy
best feature→ feat
end if
end if
end for
Append Used features array with best feat
end for
for cur node→ 1 to 2P do
S0→ Sum of class0 training examples at cur node
S1→ Sum of class1 training examples at cur node
if S0 ≤ S1 then
Append Label array with 1
else
Append Label array with 0
end if
end for
Return Label array, Used features
ture array(Used features). The label array (Label array)
contains the class label for each leaf node. A leaf node is
assigned a class that has the highest number of training ex-
amples that end up in that leaf node. These class labels form
the output column of the LUT and the best features form
the input indices to the LUT.
Fig. 1 illustrates a DT and its equivalent LUT. The red and
green arrows at each node represent the path taken when
the feature at the node is 0 or 1, respectively. This imple-
mentation of a RINC-0 module is versatile and not limited
to LUTs alone. The approach can also be implemented in
memory blocks as well, as we only have to store a table with
precomputed output values for each combination of input
values. Since the memory size is computed as the base-2
exponential of the number of inputs, a 30-input LUT already
requires one gigabit of data.
Technically, implementing a N-input LUT is efficient only
for small values of N (typically under 12 inside an FPGA).
In any case, it is completely unrealistic to implement a LUT
for a binary circuit that has more than 40 inputs, which is
still far less than the number of inputs in a typical neuron.
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In order to increase the number of inputs taken into account,
we can build several RINC-0 DTs and combine them at
higher level by applying a boosting algorithm as described
in the next sub-section.
2.1.2 RINC-1: Boosting the MAT units
Even with the modified DT training approach, the RINC-0
modules have low capacity and cannot predict the output
of the large binary neuron with sufficient accuracy. Hence,
we increase the capacity of the weak DTs by grouping them
together using a boosting algorithm. One of the most com-
mon boosting algorithms is Adaboost (Ra¨tsch et al., 2001),
where each weak classifier (a LUT in this case) is trained
sequentially and focuses on the misclassified examples of
the previous classifier. Each classifier is assigned a weight
(Wx), where x indicates the corresponding RINC-0 module
and ranges from 0 to P − 1. The output of each classifier
is multiplied with its respective weight and added. Finally,
this weighted sum is thresholded and the binary output is ob-
tained. The architecture is detailed in the MAT unit shown
in Fig. 2. Each MAT unit theoretically requires P multipli-
cations and P − 1 additions. Nevertheless, since each MAT
module consists of P input bits and one output bit, it can
also be implemented in a LUT where we pre-compute the
1-bit output for all possible 2P inputs combinations. This
MAT operation can now be performed as a single look-up
operation. Thanks to the addition of the Adaboost layer, the
number of inputs to the overall architecture has increased
from P to P 2. We denote this module as RINC-1, where-”1”
is the number of Adaboost levels.
However, the number of inputs to the LUT-based imple-
mentation of the MAT module is still limited. Hence, it
is not possible to group more than P weak classifiers. To
overcome this issue, we propose a hierarchical Adaboost
algorithm, which is detailed in the following sub-section.
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Figure 2. RINC-1 architecture with P=6
2.1.3 RINC-L: Hierarchical Adaboost Algorithm
In FPGAs with 6-input LUTs, even with P 2 inputs, the
RINC-1 module can accommodate only 36 inputs which is
highly insufficient. Hence, we propose a hierarchical Ad-
aboost algorithm to increase the capacity. Firstly, we build
LUTI0-(P2-1)
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Figure 3. RINC-2 architecture
a RINC-1 module with P DTs. We also call it a subgroup
in this architecture. In each subgroup, the weights are rep-
resented as wxy where y indicates the index of a RINC-0
module and x indicates the sub-group index, as shown in
Fig. 3. This subgroup is considered a weak classifier. Using
the Adaboost algorithm, we construct up to P subgroups.
Each subgroup is assigned a weight (Wx), where x indicates
the sub-group number. Hence, this creates two levels of
Adaboost, one within the subgroup and second across sub-
groups. The binary outputs of the subgroups are multiplied,
added and thresholded in a MAT module. Again this module
can be implemented as a LUT. We can observe from Fig.
3 that adding another level of Adaboost increases the num-
ber of RINC-0 modules exponentially, thus accommodating
PL+1 inputs. In a hierarchical Adaboost algorithm with L
levels and p inputs per LUT, there are PL RINC-0 modules
and
∑L−1
l=0 P
l Look-Up based MAT modules. Thus,
LUTs required = PL +
L−1∑
l=0
P l =
L∑
l=0
P l =
PL+1 − 1
P − 1
Algorithm 2 details the hierarchical Adaboost algorithm. We
create groups of P DTs together. Each DT is associated with
a weight that is multiplied with the corresponding output of
the DT and thresholded. Now we consider these P groups
of DTs as a weak classifier and assign a new weight to each
group. We further build such groups of DTs and assign a
weight to each of them according to the Adaboost algorithm.
Again, a MAT module is required to group these sub-groups
and it is implemented as a LUT. This can be viewed as
2 levels of Adaboost. Considering this RINC-2 as weak
classifier, we can build sub-groups of RINC-2 classifier and
group them together using a MAT module to build a RINC-3
architecture. Similarly, further levels can be added to build
a RINC-L architecture.
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Algorithm 2 RINC-L: Hierarchical Adaboost training algo-
rithm
Input: data X , size n× F
for l→ 1 to L do
Construct P RINC-(l − 1) classifiers
Multiply their outputs with corresponding weights
Sum and threshold the result
Encode the MAT operation as LUT
Consider these P RINC-(l − 1) classifiers as a single
weak classifier
Assign the new weights to each training example
end for
Output: Thresholded result of the final MAT operation
2.2 Binary to Multiclass Classification
The RINC-L modules can be used to implement any size of
a binary neuron in the network. However, RINC-L being
a binary classifier, it cannot be used directly for multiclass
classification. Traditionally, multiclass classification using
DTs has been solved using two approaches, Multiclass DTs
(Holmes et al., 2002) and One-vs-all classifications (Rifkin
& Klautau, 2004). Modifying the RINC architecture as Mul-
ticlass DT makes it expensive to implement in hardware. In
Multiclass DTs, the leaf nodes refer to either one of the nc
classes, where nc is the number of classes. This requires
output of each DT to be represented over log2 nc bits. There-
fore, the RINC-0 and MAT modules cannot be confined to
a single LUT. This effect would cascade over the entire
architecture and would make it less efficient. Also, we do
not consider one-vs-all classifications using Binary DTs as
there is a large drop in accuracy between each individual bi-
nary classifier and the overall multi-class classifier designed
by comparing the confidences (Abdelsalam et al., 2018).
Moreover, the one-vs-all classification requires a confidence
comparison circuit that consumes more resources.
On the other hand, fully connected layers have been success-
ful in multiclass classification compared to DTs. Hence, we
formulate a combined approach with our RINC architecture
and a fully connected layer to overcome the multiclass chal-
lenge. We preserve the output fully connected layer, while
replacing the hidden layers in the classifier with our RINC-
L architecture. We then adapt the output fully connected
layer to work in tandem with the RINC-L architecture for
multiclass classification. In a way we break the task of the
classifier into two parts, first the binary classification of the
hidden layer representations (§2.2.1) and then the multiclass
classification of the output layer (§2.2.2).
2.2.1 Replacing the hidden layers
We use a back to front approach where we start replacing the
binary neurons in the network with our RINC-L architecture
Output
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Figure 4. Intermediate layer
from the last layers and progressively move towards the ini-
tial layers. Given sufficient capacity of the RINC-L modules,
it is possible to replace multiple layers of the neural network
with a single RINC-L module. In order to minimize the
number of RINC-L modules required, we add a fully con-
nected layer with binary sigmoid activation (Kwan, 1992)
after the last hidden layer. We call this fully connected layer,
intermediate layer. It consists of nc × P neurons, where
nc is the number of classes in the multiclass classification.
Typically, the value of P ranges from 6 to 8 and the value
of nc is 10 for the MNIST, CIFAR-10 and SVHN datasets.
Hence, the intermediate layer has 60-80 neurons for these
datasets. Thus, the intermediate layer with binary sigmoid
activation can be viewed as a set of binary neurons. This
enables us to train a RINC-L module to emulate a binary
neuron representation in the intermediate layer. Similarly,
binary sigmoid activation can be introduced in the earlier
layers and can be replaced with RINC-L modules. Since
there are fewer neurons in the intermediate layer than in the
hidden layers, it takes fewer resources to train a RINC-L
classifier for each of the neuron in the intermediate layer.
On the other hand, this restricts the representation space.
Hence, the hyper parameter P must be chosen carefully to
balance the trade-off between accuracy and resources.
2.2.2 Sparsely connected output layer
The outputs of the RINC-L modules (emulating the interme-
diate layer representation) are connected to the output layer.
However, this output layer needs to be optimized for LUT
based implementation. Firstly, we modify the output layer
to be sparsely connected to the intermediate layer. Each
neuron in the output layer is connected to only P neurons
of the intermediate layer as shown in Fig. 4. Hence, each
neuron depends on P inputs and therefore can be imple-
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mented as a single Look-Up operation. Also, the output
layer can be seen as a small set of P−input fully connected
layers stacked in parallel. Since the output layer is trained
as a fully connected network, it inherits all the properties of
neural networks to classify multiclass data effectively. The
output layer is separately retrained with RINC-L outputs
to adapt the weights of the output layer. The retraining of
the sparsely connected output layer for multiclass classifica-
tion adapts the weights to the RINC-L binary hidden layer
representations.
The output layer activation is not binary. Nevertheless, since
it is sparsely connected to the previous layer, it can still be
efficiently implemented with LUTs. Each output neuron
is quantized to q-bits precision, thus requiring q LUTs per
output neuron. Therefore, the output layer can be imple-
mented using q × nc LUTs. This is negligible as compared
to the resources required by the RINC-L modules. Thus,
with the help of few more LUTs we achieve higher accu-
racy on multiclass classification than using costly multiclass
DTs or One-Vs-All classifiers. This final architecture with
multiple RINC-L modules and q-bit quantized output layer
implemented as LUTs make the announced PoET-BiN.
3 EXPERIMENTAL SETUP
In this section we detail how we train the proposed architec-
ture and test its performance with various datasets.
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Figure 5. Overall Work Flow
We developed the workflow shown in Fig. 5 to train the
RINC modules starting from a vanilla CNN network. Firstly,
we use a pretrained full precision CNN as our base archi-
tecture (Vanilla network). The base architecture for each
dataset is mentioned in Table 1. FE refers to the feature
extractor which consists of convolutional, maxpooling and
activation layers. In the vanilla network, the features are rep-
resented with full precision. However, RINC modules can
only be trained on binary features. Hence, we replace the
ReLU with binary sigmoid activation after the last convolu-
tional layer to obtain the binary features. This is represented
by the Bin act. module in the Binary Feature Representation
Network in Fig. 5. Further, an intermediate layer and a
binary sigmoid activation are added after the last hidden
layer. This forms the teacher network. Then, we replace all
the hidden layers and the intermediate layer in the classifier
using our RINC architecture which is the student architec-
ture in our work. Finally, the output layer is retrained with
the RINC outputs. The output layer activations are quan-
tized to q bits for efficient hardware implementation. In our
test it was observed that when q = 4, the loss in accuracy
was quite significant as compared to the original floating
point implementation. On the other hand, with q = 8 the
loss in accuracy was minimal. In the case when q = 16 the
accuracies were similar to that of 8-bit quantization but it
requires twice the amount of LUTs as compared to 8-bit
quantization. Hence we use 8-bit quantized output layer.
The architecture hyperparameters are listed in Table 1 and
explained in detail in the following sub-sections for each
dataset. We use similar architecture to other recent stat-of-
the-art implementations. We use techniques such as batch
normalization (Ioffe & Szegedy, 2015), exponentially de-
creasing learning rate, squared hinge loss (Rosasco et al.,
2004) and ADAM optimizer (Kingma & Ba, 2015) in all the
vanilla networks. Also, we do not retrain with the valida-
tion set. We do not use any image augmentation techniques
except for padding in CIFAR-10.
3.1 MNIST
As seen in Table 1, we use the LeNet architecture for the
MNIST dataset. Using two convolutional layers of 5 ×
5 convolutions and two pooling layers of size 2 × 2, we
transform the feature space to 512 binary features. The
classifier portion consists of only one hidden fully connected
layer of 512 neurons with ReLU activation and an output
layer of 10 neurons. We use 8-input LUTs (P = 8). Hence,
the intermediate layer contains 10 × 8 = 80 neurons. We
train a 2-level RINC (RINC-2) module with 32 DTs for each
neuron in the intermediate layer. Therefore each RINC-2
module selects a maximum of 256 ( = 32× 8) features from
the available 512 binary features. These predicted outputs
of the RINC-2 modules are used to retrain the final 8−bit
quantized output layer.
3.2 CIFAR-10
The CIFAR-10 training procedure is similar to the one used
for MNIST, but for a bigger network, i.e. a VGG-11 archi-
tecture with 8 convolution layers and 3 fully connected lay-
ers. The full precision implementation proposed by Kuang
(Kuang, 2018) is used as reference. The convolutional layers
transform the input to a binary feature space of 512 features.
There are 2 hidden fully connected layers with 4096 neurons
each. To augment the capacity of RINC modules, we use
8−input LUTs (P = 8) and 40 DTs for each of the neuron
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Table 1. Network Architecture
ARCHITECTURE (ARCH.) SYMBOL DATASET
LeNETFE − (512FC)− (10FC) M1 MNIST
V GG11FE − (4096FC)− (4096FC)− (10FC) C1 CIFAR-10
V GG11FE − (2048FC)− (2048FC)− (10FC) S1 SVHN
in the intermediate layer. The intermediate layer consists of
8× 10 = 80 binary neurons. The predicted outputs of the
RINC-2 modules are used to retrain the output layer which
is quantized to 8 bits.
3.3 SVHN
SVHN is implemented with an architecture similar to the
one used for CIFAR-10, except that LUTs have 6 inputs
(P = 6), leading to 36 DTs per neuron with 2 hierarchical
levels (RINC-2) of Adaboost. We also use the extra dataset
from the SVHN dataset for training.
4 RESULTS AND DISCUSSIONS
We analyse the accuracy, power consumption and latency of
PoET-BiN for the MNIST, CIFAR-10 and SVHN datasets.
4.1 Classification Accuracy
We report four sets of accuracies for each dataset in Table 2.
Firstly, we report the accuracy of the vanilla network (A1),
followed by the accuracy with binary sigmoid activation af-
ter the last convolutional layer to obtain the binary features
(A2). Then we report the accuracy after binarizing the inter-
mediate layer (A3). This forms the teacher network. Finally,
we replace the classifier portion of the teacher network with
the RINC classifiers and quantize final layer whose accuracy
is reported as (A4). This helps isolate and study the effect
of each modification. We report the best accuracy achieved
over different sets of hyper-parameters such as number of
DTs and LUT size for RINC modules. Fig. 5 illustrates the
progressive modifications with relevant accuracies.
In Table 2 , we observe a drop in accuracy of approximately
0.3% for MNIST, 1.9% for the CIFAR-10 dataset and 1.1%
for the SVHN datasets between the vanilla and teacher net-
work (A1 −A3). This is expected as we restrict the feature
space by using binary representations. This teacher network
is used to train our RINC classifiers and quantized sparsely
connected output layer. This results in a further dip in accu-
racy of 0.8% for MNIST and 1% for SVHN. An interesting
observation in the case of CIFAR-10 is that by replacing
the fully connected layers with PoET-BiN, the accuracy
improves by 1.5% for CIFAR-10. This anomaly could be
due to better generalization as a result of the noise injected
into the system due to the inaccuracies in intermediate layer
prediction by the RINC modules. Similar observations were
seen in Dropconnect (Wan et al., 2013).
Now that we have obtained the final accuracy of the PoET-
BiN architecture, it is necessary to have a fair comparison
with other architectures present in the literature. We choose
three starkly different architectures, namely BinaryNet
(Courbariaux et al., 2016), POLYBiNN (Abdelsalam et al.,
2018) and Neural Decision Forest (NDF) (Kontschieder
et al., 2015). BinaryNet is a quantized CNN approach, while
POLYBiNN is a complete Decision Tree approach and NDF
is a hybrid mixture of both with differentiable DTs. To
ensure fairness we use the same feature extractor across all
architectures, and change the classifier portion of the archi-
tecture. We used our Python implementation for BinaryNet
and POLYBiNN. While, Jing’s Pytorch implementation of
NDF (Jing, 2018) was adapted for the comparative analysis.
From Table 2, we can see that our architecture performs the
best in the case of CIFAR-10 and second best in case of
SVHN. Though the NDF architecture performs better than
PoET-BiN on MNIST and SVHN, it is not optimized for
hardware implementations.
For MNIST, the significant reduction in accuracy can be
overcome by increasing the number of RINC classifiers.
In the MNIST architecture, rather than training the RINC
classifiers to predict the intermediate layer outputs, we can
train a RINC classifier for each of the neuron in the only
hidden layer in M1 architecture. This results in 512 RINC-2
modules. Retraining the fully connected output layer with
the 512 RINC classifier outputs results in an accuracy of
98.62% that is more closer to that of NDF. However, this
implementation consumes more resources. Therefore, we do
not consider this accuracy. However, it proves the versatility
of the RINC architecture in implementing binary neurons.
We do not implement similar architectures for SVHN and
CIFAR-10, as they have significantly more neurons in the
last hidden layer (2048 for SVHN and 4096 for CIFAR-10),
requiring long training times.
Another important observation to be noted in Table 2 is that
the PoET-BiN architecture performs better than off-the-shelf
DTs used in POLYBiNN across all datasets, in spite of them
having significantly more nodes in each DT. This can be
attributed to our hierarchical training algorithm and unique
binary to multiclass classification technique.
PoET-BiN
Table 2. Overall classification accuracy on MNIST, CIFAR-10 and SVHN dataset & Comparison
ARCH. DATASET A1(%) A2(%) A3(%) A4(%) OTHER WORKS (%)
VANILLA TEACHER POET-BIN BINARYNET POLYBINN NDF
M1 MNIST 99.20 99.06 98.93 98.15 98.97 97.52 99.42
C1 CIFAR-10 91.02 89.88 89.10 92.64 89.76 91.58 90.46
S1 SVHN 97.36 96.98 96.22 95.13 95.06 94.97 95.20
Table 3. PoET-BiN power results
POWER(W ) MNIST CIFAR-10 SVHN
DYNAMIC 0.468 0.300 0.374
STATIC 0.045 0.041 0.043
TOTAL 0.513 0.341 0.417
4.2 Power
One of the most important metrics apart from accuracy for
hardware implementations of neural networks is power. We
compare the power consumed by the PoET-BiN architecture
to the classifier portion of the vanilla neural network and
quantized neural networks. We implement our PoET-BiN
architecture based classifier on Spartan-6 45-nm FPGA from
Xilinx to calculate the power consumption. Typically, the
PoET-BiN architecture used for the three datasets consists of
thousands of LUTs. It is quite cumbersome to write a HDL
script for such a large implementation. Hence, we developed
a Python script to generate the VHDL code automatically
from the trained LUTs. The retrained final layer is also
implemented on the FPGA automatically by our script. To
report the power of this architecture, it has to fit in the FPGA.
The Spartan-6 FPGA has 276 input/output ports but our
architecture has 512 features. Hence the inputs are provided
through a shift register with a single input. This enables us
to fit the architecture into the target FPGA. However, this
also adds some logic and signal power which is 4 mW in
the case of MNIST and CIFAR-10 and 6 mW in the case of
SVHN. The power consumed by the PoET-BiN architecture
(subtracting the power consumed in the shift registers) are
reported in Table 3. The outputs generated by the FPGA
and those generated by PyTorch are verified in the testbench,
that is automatically produced by another Python script.
We compare the power consumed to that of the vanilla neu-
ral network and quantized neural networks. Most of the
hardware implementations of neural network in the liter-
ature provide the power consumed for the entire network
including the convolutional layers. It is difficult to accu-
rately estimate the power consumed in the fully connected
layers from this data. Hence we use a bottom-up approach to
estimate the power of the classifier portion of these networks.
Mathematical operations (multiplication and addition) and
memory fetching operations consume most of the power
in the fully connected layers. Power consumption of mem-
ory fetching operations depends on the evaluation platform,
memory type and other factors. Hence, it is quite difficult to
estimate the power required for memory fetching operations
accurately without an actual implementation. On the other
hand, we can estimate the power required for the mathemat-
ical operations. First, we implement a single multiplication
and an addition on the same FPGA. Table 4 provides the
power consumption for a single multiplication and an ad-
dition operation. The multiplication is implemented with a
Digital Signal Processor (DSP) block in the FPGA, which
consumes less power compared to a LUT-based implementa-
tion. The addition operation is implemented with LUTs and
dedicated carry chains. We use IP cores provided by Xilinx
to implement the multiplication and addition. Now, that we
know the power consumed by each operation, we calculate
the total number of multiplications and additions in each
of the fully connected layers of the vanilla architecture Ta-
ble 5. From these data we estimate the power consumed
in the classifier portion of the vanilla and quantized neural
networks except binary quantized networks.
In the case of binary quantized neural network, each mul-
tiplication or addition operation consumes an insignificant
amount of power. Hence, we estimate the power consump-
tion by implementing a binary neuron. Each binary neuron
consists of multiple binary multiplications (XNOR opera-
tion) followed by a tree structured adder (Hoe et al., 2011)
and a comparator. We then multiply this value with the
number of neurons in the classifier portion of the respective
network for each dataset to estimate the total power con-
sumption of classifier portion of each network. In the case
of MNIST, each binary neuron consumes 34mW of logic +
signal power. However, this includes the power consumed
by two shift registers that are used to feed in the values for
the inputs and weights. Each shift register consumes 4mW
of power that needs to be subtracted from the total power.
Hence, the power consumed by the binary neuron portion
alone is 34−4−4 = 26mW . There are 522 binary neurons
in the classifier portion of the M1 architecture. Therefore
the total dynamic power consumed by all the binary neurons
is 26 ∗ 522 = 13.572 W . This value is multiplied by the
time period of the clock (16 ns) to obtain the energy shown
in Table 6. Similarly, we estimate the energy in the classifier
portion of binary quantized networks for the other datasets.
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Table 4. Individual operation power results
OPERATION DYNAMIC (W ) STATIC TOTAL
(AT 62.5 MHZ) CLOCK LOGIC SIGNAL IO
MULTIPLICATION (16 BITS) 0.001 0.001 0.000 0.020 0.036 0.058
ADDITION (16 BITS) 0.001 0.000 0.001 0.024 0.036 0.062
MULTIPLICATION (32 BITS) 0.002 0.001 0.001 0.035 0.037 0.076
ADDITION (32 BITS) 0.001 0.000 0.002 0.048 0.037 0.088
MULTIPLICATION (FLOAT) 0.005 0.006 0.005 0.046 0.037 0.098
ADDITION (FLOAT) 0.004 0.003 0.005 0.034 0.037 0.083
Table 5. Total mathematical operations
OPERATION MNIST CIFAR-10 SVHN
ADDITION 267,264 18,915,328 5,263,360
MULTIPLICATION 267,264 18,915,328 5,263,360
Such method to estimate the power has the advantage of
considering the same target device for all the estimations as
illustrated in Table 4. Other works use the metrics proposed
by Horowitz in (Horowitz, 2014) but we have not been able
to find a fair estimation of a small LUT. Moreover, the power
analyzer gives a detailed report on the power distribution
in the FPGA. The total power can be coarsely divided into
static and dynamic power. The static power, as the name
suggests, is constant for a given FPGA device. The dynamic
power can be further sub-divided into clock, logic, signal
and IO power. The clock and IO power are also constant
for a given FPGA device at a given frequency of operation.
Hence, the actual energy involved in the computation of a
combinational function is only concerned by the logic and
signal columns of Table 4. Therefore, we only use these
values to estimate the power of a given architecture.
Along with power, energy is also an important metric to
be taken into consideration. The energy is calculated in
Table 6 from the power values mentioned in Table 3 and
Table 4. To calculate the energy value we use the time pe-
riod of the clock. Our PoET-BiN classifier requires single
cycle to implement the inference. For the SVHN dataset,
we use a RINC-2 classifier with P = 6 that is easily im-
plementable on Xilinx LUTs as they support 6-input LUTs.
Hence, we use a 100 MHz clock for the RINC-2 classifier
implementation for SVHN. On the other hand, MNIST and
CIFAR-10 require RINC-2 classifiers with P = 8. As each
8-input LUT requires four 6−input LUTs, the critical path
increases. Therefore, we use a slower 62.5 MHz clock.
We can increase the frequency of the implementation by
pipelining the architecture, but this will lead to more power
consumption due to the extra registers. Hence, we stick to
single cycle implementations. Using these information, the
energy results are calculated and detailed in Table 6.
Table 6. Energy consumption comparison
TECHNIQUE ENERGY (J )
MNIST CIFAR-10 SVHN
VANILLA 8.0× 10−5 5.7× 10−3 1.6× 10−3
1-BIT QUANT 2.1× 10−7 3.9× 10−5 9.2× 10−6
16-BIT QUANT 8.5× 10−6 6.0× 10−4 1.0× 10−4
32-BIT QUANT 1.7× 10−5 1.2× 10−3 3.6× 10−4
POET-BIN 8.2× 10−9 5.4× 10−9 4.1× 10−9
We observe that the PoET-BiN architecture as compared to
a full precision vanilla network consumes 1×104 times less
energy in the case of MNIST, almost 1 × 106 for CIFAR-
10 and 4 × 105 in the case of SVHN. Even in the case
of 16-bits quantized network, the PoET-BiN architecture
consumes almost 1× 103 less energy in MNIST, 1× 105 in
CIFAR-10 and 2.5× 104 in the case of SVHN. Comparing
the PoET-BiN to 1-bit quantization (binary), we observe
our architecture consumes 25× less energy in the case of
the MNIST dataset, 7× 103 less energy for the CIFAR-10
dataset and 2× 103 less in the case the SVHN dataset.
Actually, these values are the worst case scenario of power
reduction since we do not consider the power required for
memory fetching operations in vanilla and quantized neural
networks. These operations are 10× more power intensive
than multiplication operations (Horowitz, 2014). On the
other hand, the PoET-BiN architecture does not need any
memory access operations. Hence, in reality our architecture
is even more power efficient than what we report here.
4.3 Latency and Area
Apart from accuracy and power, embedded application are
often time critical and demand low latency. Even with a
single cycle implementation, the PoET-BiN architecture has
a low latency. From Table 7, we can observe that the latency
is 5.85 ns in the case of SVHN, while for CIFAR-10 and
MNIST it is 9.48 ns and 9.11 ns respectively. This translates
to a throughput of up to 166M images per second in the
case of SVHN and 100M images per second in the case of
MNIST and CIFAR-10.
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Table 7. Implementation results of PoET-BiN
PARAMETERS MNIST CIFAR-10 SVHN
LATENCY(NS) 9.11 9.48 5.85
LUTS 11899 9650 2660
The PoET-BiN architecture stands out from other inference
techniques such as quantization or pruning in this regard as
our implementation is focused on making each sub operation
fit a single LUT. This yields a highly optimized architecture
in terms of area as seen in Table 7. Especially in the case
of SVHN, the PoET-BiN architecture with P = 6 and 2
levels (RINC-2) requires 2660 LUTs. This can be verified
with manual calculations as follows. Firstly, each RINC-
0 module requires a single LUT. Then, a RINC-1 module
with P = 6, consists of 6 RINC-0 modules and a MAT
module, hence requiring 6 + 1 = 7 LUTs. A RINC-2
module consists of 6 RINC-1 module and a MAT module,
thus requiring 7 ∗ 6 + 1 = 43 LUTs. Sixty such RINC-
2 modules are required to emulate the intermediate layer,
therefore consuming 43∗60 = 2580 LUTs. The final output
layer consists of 10 neurons whose values are quantized to
8 bits. Hence each neuron in the output layer requires 8
LUTs. Therefore, 2580 + 80 = 2660 LUTs are required
to implement the classifier architecture for SVHN. This
is the exact count given by the Xilinx synthesizer as well.
As there are no overlaps between inputs in each DT, the
Xilinx synthesizer cannot further simplify the design. This
supports the idea that our training algorithm produces a
highly efficient implementation.
In the case of MNIST and CIFAR-10 we use 32 and 40 DTs
per RINC-2 module, respectively, with P = 8. Since Xil-
inx LUTs have a maximum of 6 inputs, each 8−input LUT
requires four 6−input Xilinx LUTs. Sometimes, this con-
version results in redundancy and the synthesizer removes
a few LUTs that do not affect the result. Further analysis
reveals that most of the LUTs removed by the synthesizer
are MAT modules. This is because some DTs have a very
low weight assigned by the Adaboost algorithm, which fi-
nally does not affect the result of the MAT operation. This
suggests that it is possible to further improve our training
algorithm. Such opportunity is predominately visible in the
case of CIFAR-10 where approximately 36% of the LUTs
are removed by the synthesizer producing a smaller archi-
tecture in spite of having more DTs per RINC-2 module as
compared to the PoET-BiN implementation of MNIST.
5 RELATED WORK
In the literature, there have been various implementations of
DTs optimized for embedded hardware (Abdelsalam et al.,
2018; Narayanan et al., 2007). In these implementations,
tackling complex classification tasks inevitably leads to
deeper and more DTs. This necessitates the use of external
memory to store the intermediate results. More recently,
Abdelsalam et al. (Abdelsalam et al., 2018) implemented
Binary DTs using simple AND-OR gates achieving 97 %
accuracy on the MNIST dataset. However the DTs were
implemented using off-the-shelf DT libraries, leading to
generic trees that were not completely optimized for the
underlying LUT-based hardware. Zhou & Feng (Zhou &
Feng, 2017) proposed a multi-level DT architecture where
the output of the DTs of the preceding layer are used as
inputs to the next layer. They achieved promising results on
the MNIST dataset but could only achieve 68% on CIFAR-
10. Also, there have been few attempts to combine neural
networks and DTs. Kontschieder et al. first coined the term
neural decision forests (Kontschieder et al., 2015). They
proposed differentiable DTs which could be trained along
with convolutional layers to achieve 93.6% top-5 accuracy
on Imagenet. However, they used stochastic rounding and
computations at each of the decision nodes making it un-
favourable for hardware implementation.
6 CONCLUSION
This work introduced PoET-BiN, an architecture and its
associated building algorithm, that is optimized to fit the
LUTs or memory blocks in embedded systems such as FP-
GAs. We replaced the classifier portion of various networks
with our architecture to achieve accuracies similar to the
ones obtained with full precision implementations. This is
because, around half of the network weights are present in
the FC layers for the network models considered. We need
to reduce both the computations and memory instructions to
reduce the overall power of the network. Moreover, a mem-
ory fetch instruction consumes more power than a MAC
operation. Hence, reducing the power in the FC layers is
all the more necessary we reduce the energy consumption
for the classifier portion up to six orders of magnitude com-
pared to a floating point implementations and up to three
orders of magnitude when compared to recent binary quan-
tized neural networks. This is due to the fact that all the
arithmetic operations are replaced by small LUTs on binary
signals. Also, our work is quite versatile. CNNs, RNNs,
LSTMs and almost every NN uses MAC operations. By
binarizing certain activations, we can directly implement
our RINC modules in these NNs.
In future work, we will implement the convolutional layers
with RINC modules and extend them to bigger datasets such
as Imagenet. Another avenue of research would be to use
differentiable DTs, thus training the DTs and convolutional
layers together to obtain better feature representation. This
may result is higher accuracies as the entire network is
trained together instead of training layerwise.
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